



FIG. 1

(Related Art)




FIG. 2

(Related Art)




FIG. 3

(Related Art)




FIG. 4




FIG. 5





FIG. 6a



The diagram illustrates the state of four processors (0, 1, 2, 3) in a system with 8 cache blocks. Each processor has a 'valid array' and a 'valid bit' column. The arrays are labeled 'cache block0' through 'cache block7'. Processor 0 has a valid bit of 1 for block 0. Processor 1 has a valid bit of 1 for block 1. Processor 2 has a valid bit of 1 for block 2. Processor 3 has a valid bit of 1 for block 3.

Processor	valid bit	cache block0	cache block1	cache block2	cache block3	cache block4	cache block5	cache block6	cache block7
processor 0	1	0	0	0	0	0	0	0	0
processor 1	0	0	1	0	0	0	0	0	0
processor 2	0	0	0	1	0	0	0	0	0
processor 3	0	0	0	0	1	0	0	0	0

FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15

